Because of its advantages of the short design turnaround time and the convenience and low cost in integrated circuit prototyping and verification, the field programmable gate array (FPGA) has been widely utilized in many fields of electronic design. In this paper, a technology mapping algorithm for FPGA with MUX-LUT mixed architecture is presented. This algorithm, FMAP, is used in a design-aid software system for FPGA, which is developed specifically for an FPGA chip, FDP, with MUX-LUT mixed architecture. The bench marking result of technology mapping for FDP by FMAP is compared to the result of the Xilinx series by their own design system. The result is also presented in this paper.
Introduction
Within the workflow of FPGA design, technology mapping is launched to determine the functioning and connection of a set of logic blocks in FPGA according to the input design so that, after several following steps where physical locations are assigned to these logic blocks and wires resources are configured to route connections, these logic blocks can implement the complete function of the input design. Therefore, technology mapping algorithms have strong dependency on the target block's architecture. There are mainly three logic block architectures widely used in commercial FPGA chips: look-up table (LUT), multiplexer (MUX) and complex programmable logic device (CPLD). Many matured algorithms have been published for logic blocks of the three types. Among them, Chortle and Flow-map are area-optimized algorithms for LUT-based logic blocks [1] [2], Xmap and Amap are delay-optimized algorithms for LUT-and MUX-based logic blocks respectively [3] [4] .
The FPGA chips can be roughly divided into two groups, the coarse grained ones and the fine grained ones, by the logic capacity of their logic blocks. The coarse grained FPGA will carry out a less efficient result than the fine grained one in case of a input design with multiple fan-out components. However the fine grained FPGAs need much more routing resources that may degrade the performance of the result circuit. Mixed style structure is a compromise between the coarse gained and fine grained structures and recently several technology mapping algorithms for mixed structures have been published. The algorithm brought forward by J. He and J. Rose is targeted to FPGAs with two kind of LUT-based logic blocks and the proportion of the two kind of logic blocks is required to be fixed [5] . J. Cong, S. Xu and Y. Y. Hwang also proposed algorithms for mix-style FPGAs [6] [7] . But the optimal decision for the proportion of different type of logic blocks is still need further research.
In this paper, we present a technology mapping algorithm for mixed style FPGAs. This algorithm, FMAP, is target to logic blocks consisted of MUXes and 1-input LUTs, which extend the capability of MUX-based logic blocks and falls between coarse grained and fine grained architectures. 
Preliminaries
A two-to-one MUX (TOMUX) has three input signals that can be denoted as s, a and b, where s is the selection index and a and b are candidate inputs to be selected. Let m(a,b,s) denote the output of a TOMUX and then m(a,b,s) can be described as below:
A single-input LUT (SILUT) has one input signal and contains two programming bits. Thus the logic function of a SILUT can be described as:
where .
At first, we show that the TOMUX and SILUT mixed structure possess the following properties.
Property 1: any adjacent SILUTs can be replaced by one SILUT.
Given two SILUTs, A=f(x,p,q) and B=f(y,u,v), 
which means that L is replaced by two identical SILUT at the candidate input of TOMUX. Graph a in figure (1) illustrates the process of "push forward" an SILUT through a TOMUX.
Property 3: Within a tree-like structure composed of SILUT and TOMUX that all have a fanout of 1, all the SILUTs can be removed and replaced by a set of SILUTs at the candidate inputs of the leaf node TOMUXes in the tree-like structure.
By utilizing property 2 recursively, any SILUT within the tree-like structure can be "pushed forward" to the candidate inputs of a leaf node TOMUX. And if there are adjacent SILUTs after the "push forward" procedure at the input of leaf node TOMUX, these SILUTs can be merged into one SILUT according to property 1. Graph b of figure (1) is an example of this procedure. 
Logic block architecture
According to the properties described above, we designed a technology mapping algorithm, FMAP, targeted to logic block architectures based on MUX and LUT mixed styles, which satisfy the restrictions below:
1. Logic blocks contain only TOMUX and SILUT components.
2. The fanout of each component in the logic block is one. That means all the components form a tree-like structure with each node being either a TOMUX or SILUT.
3. The leaf nodes, of which all the inputs are primary inputs of logic block, are only SILUT, and other nodes are only TOMUX.
We refer to logic blocks that satisfy the restrictions above as mixed-LB.
Given a circuit composed of TOMUX and SILUT only, the critical problem for technology mapping is to judge whether the mixed-LB can be configured to implement such a circuit. Suppose that the fanout of each component in the circuit is 1, and then all the SILUTs within the circuit can be replaced by a set of SILUT at the candidate inputs of leaf node TOMUXes, which can be mapped into mixed-LB's TOLUTs. So, ignoring SILUTs, if the structure of TOMUX in the given circuit is isomorphic with any of the subcircuit of mixed-LB, then the circuit can be mapped into the mixed-LB structure. FMAP uses a pattern-matching approach to solve the problem.
Converting to TOMUX and SILUT
The input to FMAP is a netlist consisting of logic gates such as AND, OR and NOT. At first, FMAP will represent the logic function of input netlist using TOMUX and SILUT before it goes into the mapping phase.
Consider a two-input AND gate A=xy, where x and y are input signals that connected to the outputs of two TOMUXes, viz. x=m(a,b,s) and y=m(c,d,t) . The relationship between A and a,b,s,c,d,t can be described by TOMUXes in two ways as described below: In (5), the AND logic is represented by three TOMUXes while in (6) it is represented by seven TOMUXes. There exist both in (5) and (6) TOMUXes possessing constant input signals, which are possible to be transformed into SILUTs or even removed. We concluded several patterns of single constant-input TOMUX and, for further optimization, TOMUX with adjacent TOMUX or SILUT that can be reduced or removed. FMAP utilize a pattern-matching approach to reduce the result of (5) and (6) . Then FMAP take the one with less number of TOMUXes as the final conversion result.
For AND gate that contains more than two input signals, FMAP firstly tries the conversion for each pair of inputs signal and select the one with minimal area among the conversion results, thus reduce the input number of the AND gate by 1. By repeating this procedure, the whole gate is converted into TOMUXes (and SILUTs) heuristically.
The convertion for OR gate is similar with that of the AND gate. The NOT gate is directly represented by a SILUT programmed into NOT logic.
The overall mapping procedure
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Experiments and comparisons
FMAP is used in the design-aided system for FDP, a FPGA chip contains mixed-LB structures [8] . The detailed logic block structure of FDP is illustrated in figure 2 . On the right of the dashed line is the main part of logic block and on the left is an extension part that does not obey the mixed-LB restriction. So FMAP will try to utilize the extension part after mapping logics into the main part of each logic block.
